
Asymmetric Ratioed TDC Delay Elements for Fine Time Resolution
Time-to-digital converters (TDCs) sit at the core of every SPAD-based timing system — direct time-of-flight LiDAR, fluorescence lifetime imaging (FLIM), quantum sensing, and more. In a delay-line TDC, a STOP edge propagates through a chain of delay elements, and timing resolution is fundamentally limited by the delay of a single element.
This poster examines an alternative: delay elements whose rising- and falling-edge transitions are deliberately ratioed asymmetrically. By tuning the relative drive strengths within each cell, the effective timing step can be reduced below a conventional single-stage gate delay, yielding finer resolution from a compact, low-overhead delay chain. The poster walks through the delay-element design, the asymmetry-versus-linearity trade-offs, and how the approach holds up across process, voltage, and temperature.
At the International SPAD Sensor Workshop (ISSW 2026) — held 1–4 June 2026 at Yonsei University in Seoul, South Korea — SWIRLabs' Daniel Van Blerkom presents this work as Poster 2.12: "Asymmetric Ratioed TDC Delay Elements for Fine Time Resolution."
From advanced sensor architectures to real-world deployment, we help turn complex ideas into reliable, high-performance systems.









